Line 7... |
Line 7... |
7 |
# LOCATION Consolidated location as a single string
|
7 |
# LOCATION Consolidated location as a single string
|
8 |
# SOCKETID Socket ID of CPU that includes the memory controller with the DIMM
|
8 |
# SOCKETID Socket ID of CPU that includes the memory controller with the DIMM
|
9 |
# CPU Linux CPU number that triggered the error
|
9 |
# CPU Linux CPU number that triggered the error
|
10 |
# STATUS IA32_MCi_STATUS register value
|
10 |
# STATUS IA32_MCi_STATUS register value
|
11 |
# ADDR IA32_MCi_ADDR register value
|
11 |
# ADDR IA32_MCi_ADDR register value
|
12 |
# MISC IA32_MCi_MISC regiser value
|
12 |
# MISC IA32_MCi_MISC register value
|
13 |
# MCGSTATUS IA32_MCG_STATUS register value
|
13 |
# MCGSTATUS IA32_MCG_STATUS register value
|
14 |
# MCGCAP IA32_MCG_CAP register value
|
14 |
# MCGCAP IA32_MCG_CAP register value
|
15 |
# For details on the register layout please see the Intel SDM http://www.intel.com/sdm
|
15 |
# For details on the register layout please see the Intel SDM http://www.intel.com/sdm
|
16 |
# volume 3, chapter 15
|
16 |
# volume 3, chapter 15
|
17 |
#
|
17 |
#
|